## DATA SHEET

## PCF8576C

Universal LCD driver for low multiplex rates

Product specification
File under Integrated Circuits, IC12

## Universal LCD driver for low multiplex rates

| CONTENTS |  |
| :--- | :--- |
| 1 | FEATURES |
| 2 | GENERAL DESCRIPTION |
| 3 | ORDERING INFORMATION |
| 4 | BLOCK DIAGRAM |
| 5 | PINNING |
| 6 | FUNCTIONAL DESCRIPTION |
| 6.1 | Power-on reset |
| 6.2 | LCD bias generator |
| 6.3 | LCD voltage selector |
| 6.4 | LCD drive mode waveforms |
| 6.4 .1 | Static drive mode |
| 6.4 .2 | 1: 2 multiplex drive mode |
| 6.4 .3 | 1:3 multiplex drive mode |
| 6.4 .4 | 1: 4 multiplex drive mode |
| 6.5 | Oscillator |
| 6.5 .1 | Internal clock |
| 6.5 .2 | External clock |
| 6.6 | Timing |
| 6.7 | Display latch |
| 6.8 | Shift register |
| 6.9 | Segment outputs |
| 6.10 | Backplane outputs |
| 6.11 | Display RAM |
| 6.12 | Data pointer |
| 6.13 | Subaddress counter |
| 6.14 | Output bank selector |
| 6.15 | Input bank selector |
| 6.16 | Blinker |
| 7 | CHARACTERISTICS OF THE I²C-BUS |
| 7.1 | Bit transfer (see Fig.12) |
| 7.2 | Start and stop conditions (see Fig.13) |
| 7.3 | System configuration (see Fig.14) |
| 7.4 | Acknowledge (see Fig.15) |
| 7.5 | PCF8576C I2C-bus controller |
| 7.6 | Input filters |
| 7.7 | I2C-bus protocol |
| 7.8 | Command decoder |
| 7.9 | Display controller |
| 7.10 | Cascaded operation |

8 LIMITING VALUES
9 HANDLING
10
11
11.1
11.2

12
12.1

13
14
15
15.1
15.2
15.3
15.3.1
15.3.2
15.3.3 Method (LQFP and VSO)
15.4

16
17
18
DC CHARACTERISTICS
AC CHARACTERISTICS
Typical supply current characteristics
Typical characteristics of LC D outputs
APPLICATION INFORMATION

BONDING PAD LOCATIONS
PACKAGE OUTLINES
SOLDERING
Introduction
Reflow soldering
Wave soldering
LQFP
VSO
Repairing soldered joints
DEFINITIONS
LIFE SUPPORT APPLICATIONS

Chip-on-glass cascadability in single plane

PURCHASE OF PHILIPS I²C COMPONENTS

Universal LCD driver for low multiplex rates

## 1 FEATURES

- Single-chip LCD controller/driver
- Selectable backplane drive configuration: static or $2 / 3 / 4$ backplane multiplexing
- Selectable display bias configuration: static, $1 / 2$ or $1 / 3$
- Internal LCD bias generation with voltage-follower buffers
- 40 segment drives: up to twenty 8 -segment numeric characters; up to ten 15 -segment alphanumeric characters; or any graphics of up to 160 elements
- $40 \times 4$-bit RAM for display data storage
- Auto-incremented display data loading across device subaddress boundaries
- Display memory bank switching in static and duplex drive modes
- Versatile blinking modes
- LCD and logic supplies may be separated
- Wide power supply range: from 2 V for low-threshold LCDs and up to 6 V for guest-host LCDs and high-threshold (automobile) twisted nematic LCDs.
A 9 V version is also available on request.
- Low power consumption
- Power-saving mode for extremely low power consumption in battery-operated and telephone applications
- ${ }^{2} \mathrm{C}$-bus interface
- TTL/CMOS compatible
- Compatible with any 4-bit, 8-bit or 16-bit microprocessors/microcontrollers

- May be cascaded for large LCD applications (up to 2560 segments possible)
- Cascadable with 24-segment LCD driver PCF8566
- Optimized pinning for plane wiring in both and multiple PCF8576C applications
- Space-saving 56 -lead plastic very small outline package (VSO56) or 64-lead low profile quad flat package (LQFP64)
- No external components
- Compatible with chip-on-glass technology
- Manufactured in silicon gate CMOS process.


## 2 GENERAL DESCRIPTION

The PCF8576C is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD) with low multiplex rates. It generates the drive signals for any static or multiplexed LCD containing up to four backplanes and up to 40 segments and can easily be cascaded for larger LCD applications. The PCF8576C is compatible with most microprocessors/microcontrollers and communicates via a two-line bidirectional $I^{2} \mathrm{C}$-bus. Communication overheads are minimized by a display RAM with auto-incremented addressing, by hardware subaddressing and by display memory switching (static and duplex drive modes).

## 3 ORDERING INFORMATION

| TYPE NUMBER | PACKAGE |  |  |
| :--- | :---: | :--- | :---: |
|  | NAME | DESCRIPTION | VERSION |
| PCF8576CT | VSO56 | plastic very small outline package; 56 leads | SOT190-1 |
| PCF8576CU | - | chip in tray | - |
| PCF8576CU/2 | - | chip with bumps in tray | - |
| PCF8576CU/5 | - | unsawn wafer | - |
| PCF8576CU/7 | - | chip with bumps on tape | - |
| PCF8576CU/10 | FFC | chip-on-film frame carrier | - |
| PCF8576CU/12 | FFC | chip with bumps on film frame carrier | - |
| PCF8576CH | LQFP64 | plastic low profile quad flat package; 64 leads; body $10 \times 10 \times 1.4 \mathrm{~mm}$ | SOT314-2 |

4


## Universal LCD driver for low multiplex rates

## 5 PINNING

| SYMBOL | PIN |  | DESCRIPTION |
| :---: | :---: | :---: | :---: |
|  | SOT190 | SOT314 |  |
| SDA | 1 | 10 | $\mathrm{I}^{2} \mathrm{C}$-bus serial data input/output |
| SCL | 2 | 11 | $\mathrm{I}^{2} \mathrm{C}$-bus serial clock input |
| $\overline{\text { SYNC }}$ | 3 | 12 | cascade synchronization input/output |
| CLK | 4 | 13 | external clock input |
| $\mathrm{V}_{\mathrm{DD}}$ | 5 | 14 | supply voltage |
| OSC | 6 | 15 | oscillator input |
| A0 to A2 | 7 to 9 | 16 to 18 | ${ }^{2} \mathrm{C}$-bus subaddress inputs |
| SA0 | 10 | 19 | $1^{2} \mathrm{C}$-bus slave address input; bit 0 |
| $\mathrm{V}_{\text {SS }}$ | 11 | 20 | logic ground |
| V LCD | 12 | 21 | LCD supply voltage |
| BP0, BP2, BP1, BP3 | 13 to 16 | 25 to 28 | LCD backplane outputs |
| S0 to S39 | 17 to 56 | 29 to 32, 34 to 47, 49 to 64,2 to 7 | LCD segment outputs |
| n.c. | - | 1, 8, 9, 22 to 24,33 and 48 | not connected |

Universal LCD driver for low multiplex rates


Fig. 2 Pin configuration; VSO56.

Universal LCD driver for low multiplex rates


Fig. 3 Pin configuration; LQFP64.

Universal LCD driver for low multiplex rates

## PCF8576C

## 6 FUNCTIONAL DESCRIPTION

The PCF8576C is a versatile peripheral device designed to interface to any microprocessor/microcontroller to a wide variety of LCDs. It can directly drive any static or multiplexed LCD containing up to four backplanes and up to 40 segments. The display configurations possible with the PCF8576C depend on the number of active backplane outputs required; a selection of display configurations is given in Table 1.

All of the display configurations given in Table 1 can be implemented in the typical system shown in Fig.4.

The host microprocessor/microcontroller maintains the 2 -line $\mathrm{I}^{2} \mathrm{C}$-bus communication channel with the PCF8576C. The internal oscillator is selected by tying OSC (pin 6) to $\mathrm{V}_{\mathrm{SS}}$ (pin 11). The appropriate biasing voltages for the multiplexed LCD waveforms are generated internally. The only other connections required to complete the system are to the power supplies ( $\mathrm{V}_{\mathrm{DD}}$, $V_{S S}$ and $V_{L C D}$ ) and the LCD panel chosen for the application.

Table 1 Selection of display configurations

| NUMBER OF |  | 7-SEGMENTS NUMERIC |  | 14-SEGMENTS <br> ALPHANUMERIC |  | DOT MATRIX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BACKPLANES | SEGMENTS | DIGITS | INDICATOR <br> SYMBOLS | CHARACTERS | INDICATOR <br> SYMBOLS |  |
| 4 | 160 | 20 | 20 | 10 | 20 | 160 dots $(4 \times 40)$ |
| 3 | 120 | 15 | 15 | 8 | 8 | 120 dots $(3 \times 40)$ |
| 2 | 80 | 10 | 10 | 5 | 10 | 80 dots $(2 \times 40)$ |
| 1 | 40 | 5 | 5 | 2 | 12 | 40 dots $(1 \times 40)$ |



Universal LCD driver for low multiplex rates

### 6.1 Power-on reset

At power-on the PCF8576C resets to a starting condition as follows:

1. All backplane outputs are set to $\mathrm{V}_{\mathrm{DD}}$.
2. All segment outputs are set to $\mathrm{V}_{\mathrm{DD}}$.
3. The drive mode ' $1: 4$ multiplex with $1 / 3$ bias' is selected.
4. Blinking is switched off.
5. Input and output bank selectors are reset (as defined in Table 5).
6. The $\mathrm{I}^{2} \mathrm{C}$-bus interface is initialized.
7. The data pointer and the subaddress counter are cleared.

Data transfers on the $\mathrm{I}^{2} \mathrm{C}$-bus should be avoided for 1 ms following power-on to allow completion of the reset action.

### 6.2 LCD bias generator

The full-scale LCD voltage $\left(\mathrm{V}_{\mathrm{op}}\right)$ is obtained from $V_{D D}$ - $V_{L C D}$. The LCD voltage may be temperature compensated externally through the $\mathrm{V}_{\mathrm{LCD}}$ supply to pin 12. Fractional LCD biasing voltages are obtained from an internal voltage divider of the three series resistors connected between $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{LCD}}$. The centre resistor can be switched out of the circuit to provide a $1 / 2$ bias voltage level for the $1: 2$ multiplex configuration.

### 6.3 LCD voltage selector

The LCD voltage selector co-ordinates the multiplexing of the LCD in accordance with the selected LCD drive configuration. The operation of the voltage selector is controlled by MODE SET commands from the command decoder. The biasing configurations that apply to the preferred modes of operation, together with the biasing characteristics as functions of $\mathrm{V}_{\mathrm{op}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}$ and the resulting discrimination ratios (D), are given in Table 2.

A practical value for $\mathrm{V}_{\text {op }}$ is determined by equating $\mathrm{V}_{\text {off(rms) }}$ with a defined LCD threshold voltage ( $\mathrm{V}_{\text {th }}$ ), typically when the LCD exhibits approximately $10 \%$ contrast. In the static drive mode a suitable choice is $\mathrm{V}_{\mathrm{op}}>3 \mathrm{~V}_{\text {th }}$ approximately.

Multiplex drive ratios of $1: 3$ and $1: 4$ with $1 / 2$ bias are possible but the discrimination and hence the contrast ratios are smaller ( $\sqrt{3}=1.732$ for $1: 3$ multiplex or
$\frac{\sqrt{21}}{3}=1.528$ for $1: 4$ multiplex).
The advantage of these modes is a reduction of the LCD full-scale voltage $\mathrm{V}_{\mathrm{op}}$ as follows:

- 1 : 3 multiplex ( $1 / 2$ bias):

$$
\mathrm{V}_{\mathrm{op}}=\sqrt{6} \times \mathrm{V}_{\mathrm{off}\langle\mathrm{rms}\rangle}=2.449 \mathrm{~V}_{\text {off }(\mathrm{rms})}
$$

- $1: 4$ multiplex ( $1 / 2$ bias):

$$
\mathrm{V}_{\mathrm{op}}=\left[\frac{(4 \times \sqrt{3})}{3}\right]=2.309 \mathrm{~V}_{\mathrm{off}(\mathrm{rms})}
$$

These compare with $\mathrm{V}_{\mathrm{op}}=3 \mathrm{~V}_{\text {off(rms) }}$ when $1 / 3$ bias is used.

Table 2 Preferred LCD drive modes: summary of characteristics

| LCD DRIVE MODE | NUMBER OF |  | LCD BIAS <br> CONFIGURATION | $\frac{\mathbf{V}_{\text {off(rms) }}}{\mathbf{V}_{\text {op }}}$ | $\frac{\mathbf{V}_{\text {on(rms) }}}{\mathbf{V}_{\text {op }}}$ | $\mathbf{D}=\frac{\mathbf{V}_{\text {on(rms) }}}{\mathbf{V}_{\text {off(rms) }}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BACKPLANES | LEVELS |  | 0 | 1 | $\infty$ |
| static | 1 | 2 | static | $1 / 2$ | 0.354 | 0.791 |
| $1: 2$ | 2 | 3 | $1 / 3$ | 0.333 | 0.745 | 2.236 |
| $1: 2$ | 2 | 4 | $1 / 3$ | 0.333 | 0.638 | 1.915 |
| $1: 3$ | 3 | 4 | $1 / 3$ | 0.333 | 0.577 | 1.732 |
| $1: 4$ | 4 | 4 |  |  |  |  |

## Universal LCD driver for low multiplex rates

### 6.4 LCD drive mode waveforms

### 6.4.1 Static drive mode

The static LCD drive mode is used when a single backplane is provided in the LCD. Backplane and segment drive waveforms for this mode are shown in Fig.5.


Fig. 5 Static drive mode waveforms $\left(\mathrm{V}_{\mathrm{op}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}\right)$.

## Universal LCD driver for low multiplex rates

### 6.4.2 1:2 MULTIPLEX DRIVE MODE

When two backplanes are provided in the LCD, the $1: 2$ multiplex mode applies. The PCF8576C allows use of $1 / 2$ bias or $1 / 3$ bias in this mode as shown in Figs 6 and 7.

(a) waveforms at driver

state 2
$\qquad$

(b) resultant waveforms
MBE540

$$
\begin{aligned}
& \mathrm{V}_{\text {state1 } 1}(\mathrm{t})=\mathrm{V}_{\mathrm{S}_{\mathrm{n}}}(\mathrm{t})-\mathrm{V}_{\mathrm{BP} 0}(\mathrm{t}) \\
& \mathrm{V}_{\text {on }(\mathrm{rms})}=0.791 \mathrm{~V}_{\text {op }} \\
& \mathrm{V}_{\text {state2 } 2}(\mathrm{t})=\mathrm{V}_{\mathrm{S}_{\mathrm{n}}}(\mathrm{t})-\mathrm{V}_{\mathrm{BP} 1}(\mathrm{t}) \\
& \mathrm{V}_{\text {off }(\mathrm{mms})}=0.354 \mathrm{~V}_{\text {op }}
\end{aligned}
$$

Fig. 6 Waveforms for the 1:2 multiplex drive mode with $1 / 2$ bias $\left(V_{o p}=V_{D D}-V_{L C D}\right)$.

## Universal LCD driver for low multiplex rates



Fig. 7 Waveforms for the 1:2 multiplex drive mode with $1 / 3$ bias $\left(V_{o p}=V_{D D}-V_{L C D}\right)$.

## Universal LCD driver for low multiplex rates

### 6.4.3 1:3 MULTIPLEX DRIVE MODE

When three backplanes are provided in the LCD, the $1: 3$ multiplex drive mode applies, as shown in Fig.8.

(a) waveforms at driver

state 2

(b) resultant waveforms at LCD segment
MBE542

$$
\begin{aligned}
& \mathrm{V}_{\text {state } 1}(\mathrm{t})=\mathrm{V}_{\mathrm{S}_{\mathrm{n}}}(\mathrm{t})-\mathrm{V}_{\mathrm{BPP} 0}(\mathrm{t}) \\
& \mathrm{V}_{\text {on }(\mathrm{mss})}=0.638 \mathrm{~V}_{\text {op }} \\
& \mathrm{V}_{\text {state2 } 2}(\mathrm{t})=\mathrm{V}_{\mathrm{S}_{\mathrm{n}}}(\mathrm{t})-\mathrm{V}_{\mathrm{BP} 1}(\mathrm{t}) \\
& \mathrm{V}_{\text {off }(\mathrm{ms})}=0.333 \mathrm{~V}_{\text {op }}
\end{aligned}
$$

Fig. 8 Waveforms for the 1:3 multiplex drive mode $\left(\mathrm{V}_{\mathrm{op}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}\right)$.

## Universal LCD driver for low multiplex rates

PCF8576C

### 6.4.4 1:4 MULTIPLEX DRIVE MODE

When four backplanes are provided in the LCD, the 1:4 multiplex drive mode applies, as shown in Fig.9.


### 6.5 Oscillator

### 6.5.1 INTERNAL CLOCK

The internal logic and the LCD drive signals of the PCF8576C are timed either by the built-in oscillator or from an external clock. When the internal oscillator is used, OSC (pin 6) should be connected to $\mathrm{V}_{\mathrm{SS}}$ (pin 11). In this event, the output from CLK (pin 4) provides the clock signal for cascaded PCF8566s or PCF8576Cs in the system.

Note that the PCF8576C is backwards compatible with the PCF8576. Where resistor $R_{o s c}$ to $V_{S S}$ is present, the internal oscillator is selected.

### 6.5.2 EXTERNAL CLOCK

The condition for external clock is made by tying OSC (pin 6) to $\mathrm{V}_{\mathrm{DD}}$; CLK (pin 4) then becomes the external clock input.

The clock frequency ( $\mathrm{f}_{\mathrm{clk}}$ ) determines the LCD frame frequency and the maximum rate for data reception from the $I^{2} \mathrm{C}$-bus. To allow $\mathrm{I}^{2} \mathrm{C}$-bus transmissions at their maximum data rate of $100 \mathrm{kHz}, \mathrm{f}_{\mathrm{clk}}$ should be chosen to be above 125 kHz .

A clock signal must always be supplied to the device; removing the clock may freeze the LCD in a DC state.

### 6.6 Timing

The timing of the PCF8576C organizes the internal data flow of the device. This includes the transfer of display data from the display RAM to the display segment outputs. In cascaded applications, the synchronization signal SYNC maintains the correct timing relationship between the PCF8576Cs in the system. The timing also generates the LCD frame frequency which it derives as an integer multiple of the clock frequency (see Table 3). The frame frequency is set by the MODE SET commands when internal clock is used, or by the frequency applied to pin 4 when external clock is used.

The ratio between the clock frequency and the LCD frame frequency depends on the mode in which the device is operating. In the power-saving mode the reduction ratio is six times smaller; this allows the clock frequency to be reduced by a factor of six. The reduced clock frequency results in a significant reduction in power dissipation. The lower clock frequency has the disadvantage of increasing the response time when large amounts of display data are transmitted on the $\mathrm{I}^{2} \mathrm{C}$-bus.

When a device is unable to digest a display data byte before the next one arrives, it holds the SCL line LOW until the first display data byte is stored. This slows down the transmission rate of the $\mathrm{I}^{2} \mathrm{C}$-bus but no data loss occurs.

### 6.7 Display latch

The display latch holds the display data while the corresponding multiplex signals are generated. There is a one-to-one relationship between the data in the display latch, the LCD segment outputs and one column of the display RAM.

### 6.8 Shift register

The shift register serves to transfer display information from the display RAM to the display latch while previous data is displayed.

### 6.9 Segment outputs

The LCD drive section includes 40 segment outputs S0 to S39 (pins 17 to 56) which should be connected directly to the LCD. The segment output signals are generated in accordance with the multiplexed backplane signals and with data resident in the display latch. When less than 40 segment outputs are required the unused segment outputs should be left open-circuit.

### 6.10 Backplane outputs

The LCD drive section includes four backplane outputs BP0 to BP3 which should be connected directly to the LCD. The backplane output signals are generated in accordance with the selected LCD drive mode. If less than four backplane outputs are required the unused outputs can be left open-circuit. In the 1:3 multiplex drive mode BP3 carries the same signal as BP1, therefore these two adjacent outputs can be tied together to give enhanced drive capabilities. In the 1:2 multiplex drive mode BPO and BP2, BP1 and BP3 respectively carry the same signals and may also be paired to increase the drive capabilities. In the static drive mode the same signal is carried by all four backplane outputs and they can be connected in parallel for very high drive requirements.

Universal LCD driver for low multiplex rates

### 6.11 Display RAM

The display RAM is a static $40 \times 4$-bit RAM which stores LCD data. A logic 1 in the RAM bit-map indicates the on state of the corresponding LCD segment; similarly, a logic 0 indicates the off state. There is a one-to-one correspondence between the RAM addresses and the segment outputs, and between the individual bits of a RAM word and the backplane outputs. The first RAM column corresponds to the 40 segments operated with respect to backplane BP0 (see Fig.10). In multiplexed LCD applications the segment data of the second, third and fourth column of the display RAM are time-multiplexed with BP1, BP2 and BP3 respectively.

When display data is transmitted to the PCF8576C the display bytes received are stored in the display RAM in accordance with the selected LCD drive mode. To illustrate the filling order, an example of a 7 -segment numeric display showing all drive modes is given in Fig.11; the RAM filling organization depicted applies equally to other LCD types.

With reference to Fig.11, in the static drive mode the eight transmitted data bits are placed in bit 0 of eight successive display RAM addresses.

In the 1:2 multiplex drive mode the eight transmitted data bits are placed in bits 0 and 1 of four successive display RAM addresses. In the 1:3 multiplex drive mode these bits are placed in bits 0,1 and 2 of three successive addresses, with bit 2 of the third address left unchanged. This last bit may, if necessary, be controlled by an additional transfer to this address but care should be taken to avoid overriding adjacent data because full bytes are always transmitted. In the 1:4 multiplex drive mode the eight transmitted data bits are placed in bits 0,1, 2 and 3 of two successive display RAM addresses.

Table 3 LCD frame frequencies

| PCF8576C MODE | FRAME <br> FREQUENCY | NOMINAL <br> FRAME <br> FREQUENCY <br> $(\mathrm{Hz)}$ |
| :--- | :---: | :---: |
| Normal mode | $\frac{\mathrm{f}_{\mathrm{clk}}}{2880}$ | 64 |
| Power-saving mode | $\frac{\mathrm{f}_{\mathrm{clk}}}{480}$ | 64 |



Fig. 10 Display RAM bit-map showing direct relationship between display RAM addresses and segment outputs, and between bits in a RAM word and backplane outputs.

### 6.12 Data pointer

The addressing mechanism for the display RAM is realized using the data pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialization of the data pointer by the LOAD DATA POINTER command. Following this, an arriving data byte is stored starting at the display RAM address indicated by the data pointer thereby observing the filling order shown in Fig.11. The data pointer is automatically incremented in accordance with the chosen LCD configuration. That is, after each byte is stored, the contents of the data pointer are incremented by eight (static drive mode), by four ( $1: 2$ multiplex drive mode) or by two ( $1: 4$ multiplex drive mode).

### 6.13 Subaddress counter

The storage of display data is conditioned by the contents of the subaddress counter. Storage is allowed to take place only when the contents of the subaddress counter agree with the hardware subaddress applied to
A0, A1 and A2. The subaddress counter value is defined by the DEVICE SELECT command. If the contents of the subaddress counter and the hardware subaddress do not agree then data storage is inhibited but the data pointer is incremented as if data storage had taken place.
The subaddress counter is also incremented when the data pointer overflows.

The storage arrangements described lead to extremely efficient data loading in cascaded applications. When a series of display bytes are sent to the display RAM, automatic wrap-over to the next PCF8576C occurs when the last RAM address is exceeded. Subaddressing across device boundaries is successful even if the change to the next device in the cascade occurs within a transmitted character (such as during the 14th display data byte transmitted in 1:3 multiplex mode).

### 6.14 Output bank selector

This selects one of the four bits per display RAM address for transfer to the display latch. The actual bit chosen depends on the particular LCD drive mode in operation and on the instant in the multiplex sequence.
In 1: 4 multiplex, all RAM addresses of bit 0 are the first to be selected, these are followed by the contents of bit 1 , bit 2 and then bit 3 . Similarly in $1: 3$ multiplex, bits 0,1 and 2 are selected sequentially. In $1: 2$ multiplex, bits 0 and 1 are selected and, in the static mode, bit 0 is selected.

The PCF8576C includes a RAM bank switching feature in the static and $1: 2$ multiplex drive modes. In the static drive mode, the BANK SELECT command may request the contents of bit 2 to be selected for display instead of bit 0 contents. In the 1:2 drive mode, the contents of bits 2 and 3 may be selected instead of bits 0 and 1 . This gives the provision for preparing display information in an alternative bank and to be able to switch to it once it is assembled.

### 6.15 Input bank selector

The input bank selector loads display data into the display RAM in accordance with the selected LCD drive configuration. Display data can be loaded in bit 2 in static drive mode or in bits 2 and 3 in $1: 2$ drive mode by using the BANK SELECT command. The input bank selector functions independent of the output bank selector.

## Universal LCD driver for low multiplex rates

### 6.16 Blinker

The display blinking capabilities of the PCF8576C are very versatile. The whole display can be blinked at frequencies selected by the BLINK command. The blinking frequencies are integer multiples of the clock frequency; the ratios between the clock and blinking frequencies depend on the mode in which the device is operating, as shown in Table 4.

An additional feature is for an arbitrary selection of LCD segments to be blinked. This applies to the static and $1: 2$ LCD drive modes and can be implemented without any communication overheads.

By means of the output bank selector, the displayed RAM banks are exchanged with alternate RAM banks at the blinking frequency. This mode can also be specified by the BLINK command.

In the 1:3 and 1:4 multiplex modes, where no alternate RAM bank is available, groups of LCD segments can be blinked by selectively changing the display RAM data at fixed time intervals.

If the entire display is to be blinked at a frequency other than the nominal blinking frequency, this can be effectively performed by resetting and setting the display enable bit $E$ at the required rate using the MODE SET command.

Table 4 Blinking frequencies

| BLINKING MODE | NORMAL OPERATING <br> MODE RATIO | POWER-SAVING MODE <br> RATIO | NOMINAL BLINKING <br> FREQUENCY |
| :---: | :---: | :---: | :---: |
| Off | - | - | blinking off |
| 2 Hz | $\frac{\mathrm{f}_{\mathrm{clk}}}{92160}$ | $\frac{\mathrm{f}_{\mathrm{clk}}}{15360}$ | 2 Hz |
| 1 Hz | $\frac{\mathrm{f}_{\mathrm{clk}}}{184320}$ | $\frac{\mathrm{f}_{\mathrm{clk}}}{30720}$ | 1 Hz |
| 0.5 Hz | $\frac{\mathrm{f}_{\mathrm{clk}}}{368640}$ | $\frac{\mathrm{f}_{\mathrm{clk}}}{61440}$ | 0.5 Hz |

19
drive mode

## = data bit unchanged

Fig. 11 Relationships between LCD layout, drive mode, display RAM filling order and display data transmitted over the $\mathrm{I}^{2} \mathrm{C}$-bus.
09८98」Od

## 7 CHARACTERISTICS OF THE I²C-BUS

The ${ }^{2} \mathrm{C}$-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

### 7.1 Bit transfer (see Fig.12)

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.

### 7.2 Start and stop conditions (see Fig.13)

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S).
A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P).

### 7.3 System configuration (see Fig.14)

A device generating a message is a 'transmitter', a device receiving a message is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves'.

### 7.4 Acknowledge (see Fig.15)

The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH level signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.

### 7.5 PCF8576C $1^{2} \mathrm{C}$-bus controller

The PCF8576C acts as an $1^{2} \mathrm{C}$-bus slave receiver. It does not initiate $\mathrm{I}^{2} \mathrm{C}$-bus transfers or transmit data to an $\mathrm{I}^{2} \mathrm{C}$-bus master receiver. The only data output from the PCF8576C are the acknowledge signals of the selected devices.
Device selection depends on the $\mathrm{I}^{2} \mathrm{C}$-bus slave address, on the transferred command data and on the hardware subaddress.

In single device application, the hardware subaddress inputs $\mathrm{A} 0, \mathrm{~A} 1$ and A 2 are normally tied to $\mathrm{V}_{\mathrm{SS}}$ which defines the hardware subaddress 0 . In multiple device applications $A 0, A 1$ and $A 2$ are tied to $V_{S S}$ or $V_{D D}$ in accordance with a binary coding scheme such that no two devices with a common $\mathrm{I}^{2} \mathrm{C}$-bus slave address have the same hardware subaddress.
In the power-saving mode it is possible that the PCF8576C is not able to keep up with the highest transmission rates when large amounts of display data are transmitted. If this situation occurs, the PCF8576C forces the SCL line LOW until its internal operations are completed. This is known as the 'clock synchronization feature' of the $\mathrm{I}^{2} \mathrm{C}$-bus and serves to slow down fast transmitters. Data loss does not occur.

### 7.6 Input filters

To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines.

## $7.7 \quad \mathbf{I}^{2} \mathrm{C}$-bus protocol

Two ${ }^{2} \mathrm{C}$-bus slave addresses ( 0111000 and 0111001 ) are reserved for the PCF8576C. The least significant bit of the slave address that a PCF8576C will respond to is defined by the level tied at its input SA0 (pin 10). Therefore, two types of PCF8576C can be distinguished on the same $1^{2} \mathrm{C}$-bus which allows:

1. Up to 16 PCF8576Cs on the same $\mathrm{I}^{2} \mathrm{C}$-bus for very large LCD applications.
2. The use of two types of LCD multiplex on the same $\mathrm{I}^{2} \mathrm{C}$-bus.
The $\mathrm{I}^{2} \mathrm{C}$-bus protocol is shown in Fig.16. The sequence is initiated with a START condition (S) from the $\mathrm{I}^{2} \mathrm{C}$-bus master which is followed by one of the two PCF8675C slave addresses available. All PCF8576Cs with the corresponding SAO level acknowledge in parallel with the slave address but all PCF8576Cs with the alternative SA0 level ignore the whole $\mathrm{I}^{2} \mathrm{C}$-bus transfer.

## Universal LCD driver for low multiplex rates

After acknowledgement, one or more command bytes (m) follow which define the status of the addressed PCF8576Cs.

The last command byte is tagged with a cleared most significant bit, the continuation bit C. The command bytes are also acknowledged by all addressed PCF8576Cs on the bus.

After the last command byte, a series of display data bytes ( n ) may follow. These display bytes are stored in the display RAM at the address specified by the data pointer and the subaddress counter. Both data pointer and subaddress counter are automatically updated and the data is directed to the intended PCF8576C device. The acknowledgement after each byte is made only by the (A0, A1 and A2) addressed PCF8576C. After the last display byte, the $\mathrm{I}^{2} \mathrm{C}$-bus master issues a STOP condition ( P ).

### 7.8 Command decoder

The command decoder identifies command bytes that arrive on the $\mathrm{I}^{2} \mathrm{C}$-bus. All available commands carry a continuation bit C in their most significant bit position (Fig.17). When this bit is set, it indicates that the next byte of the transfer to arrive will also represent a command. If this bit is reset, it indicates the last command byte of the transfer. Further bytes will be regarded as display data.

The five commands available to the PCF8576C are defined in Table 5.

Fig. 12 Bit transfer.

Fig. 13 Definition of START and STOP conditions.

Universal LCD driver for low multiplex rates


Fig. 14 System configuration.


Fig. 15 Acknowledgement on the $\mathrm{I}^{2} \mathrm{C}$-bus.

## Universal LCD driver for low multiplex rates



Fig. $16 \mathrm{I}^{2} \mathrm{C}$-bus protocol.
$\square$

Universal LCD driver for low multiplex rates

Table 5 Definition of PCF8576C commands

| COMMAND | OPCODE |  |  |  |  |  |  |  | OPTIONS | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE SET | C | 1 | 0 | LP | E | B | M1 | M0 | Table 6 | Defines LCD drive mode. |
|  |  |  |  |  |  |  |  |  | Table 7 | Defines LCD bias configuration. |
|  |  |  |  |  |  |  |  |  | Table 8 | Defines display status. The possibility to disable the display allows implementation of blinking under external control. |
|  |  |  |  |  |  |  |  |  | Table 9 | Defines power dissipation mode. |
| LOAD DATA POINTER | C | 0 | P5 | P4 | P3 | P2 | P1 | P0 | Table 10 | Six bits of immediate data, bits P5 to P0, are transferred to the data pointer to define one of forty display RAM addresses. |
| DEVICE SELECT | C | 1 | 1 | 0 | 0 | A2 | A1 | A0 | Table 11 | Three bits of immediate data, bits A0 to A3, are transferred to the subaddress counter to define one of eight hardware subaddresses. |
| BANK SELECT | C | 1 | 1 | 1 | 1 | 0 | 1 | O | Table 12 | Defines input bank selection (storage of arriving display data). |
|  |  |  |  |  |  |  |  |  | Table 13 | Defines output bank selection (retrieval of LCD display data). <br> The BANK SELECT command has no effect in $1: 3$ and $1: 4$ multiplex drive modes. |
| BLINK | C | 1 | 1 | 1 | 0 | A | BF1 | BF0 | Table 14 | Defines the blinking frequency. |
|  |  |  |  |  |  |  |  |  | Table 15 | Selects the blinking mode; normal operation with frequency set by BF1, BF0 or blinking by alternation of display RAM banks. Alternation blinking does not apply in $1: 3$ and $1: 4$ multiplex drive modes. |

Table 6 Mode set option 1

| LCD DRIVE MODE |  | BITS |  |
| :--- | :--- | :---: | :---: |
| DRIVE <br> MODE | BACKPLANE | M1 | M0 |
| Static | 1 BP | 0 | 1 |
| $1: 2$ | MUX (2 BP) | 1 | 0 |
| $1: 3$ | MUX (3 BP) | 1 | 1 |
| $1: 4$ | MUX (4 BP) | 0 | 0 |

Table 7 Mode set option 2

| LCD BIAS | BIT B |
| :--- | :---: |
| $1 / 3$ bias | 0 |
| $1 / 2$ bias | 1 |

Table 8 Mode set option 3

| DISPLAY STATUS | BIT E |
| :--- | :---: |
| Disabled (blank) | 0 |
| Enabled | 1 |

Table 9 Mode set option 4

| MODE | BIT LP |
| :--- | :---: |
| Normal mode | 0 |
| Power-saving mode | 1 |

Universal LCD driver for low multiplex rates

Table 10 Load data pointer option 1

| DESCRIPTION | BITS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 bit binary value of 0 to 39 | P5 | P4 | P3 | P2 | P1 | P0 |

Table 11 Device select option 1

| DESCRIPTION | BITS |  |  |
| :---: | :---: | :---: | :---: |
| 3 bit binary value of 0 to 7 | A0 | A1 | A2 |

Table 12 Bank select option 1

| STATIC | $\mathbf{1}: \mathbf{2}$ MUX | BIT I |
| :--- | :---: | :---: |
| RAM bit 0 | RAM bits 0 and 1 | 0 |
| RAM bit 2 | RAM bits 2 and 3 | 1 |

Table 13 Bank select option 2

| STATIC | 1 : 2 MUX | BIT O |
| :--- | :---: | :---: |
| RAM bit 0 | RAM bits 0 and 1 | 0 |
| RAM bit 2 | RAM bits 2 and 3 | 1 |

### 7.9 Display controller

The display controller executes the commands identified by the command decoder. It contains the status registers of the PCF8576C and co-ordinates their effects.
The controller is also responsible for loading display data into the display RAM as required by the filling order.

### 7.10 Cascaded operation

In large display configurations, up to 16 PCF8576Cs can be distinguished on the same $\mathrm{I}^{2} \mathrm{C}$-bus by using the 3-bit hardware subaddress (A0, A1 and A2) and the programmable $\mathrm{I}^{2} \mathrm{C}$-bus slave address (SAO). When cascaded PCF8576Cs are synchronized so that they can share the backplane signals from one of the devices in the cascade. Such an arrangement is cost-effective in large LCD applications since the backplane outputs of only one device need to be through-plated to the backplane electrodes of the display. The other PCF8576Cs of the cascade contribute additional segment outputs but their backplane outputs are left open-circuit (Fig.18).

Table 14 Blink option 1

| BLINK FREQUENCY | BITS |  |
| :--- | :---: | :---: |
|  | BF1 | BF0 |
| Off | 0 | 0 |
| 2 Hz | 0 | 1 |
| 1 Hz | 1 | 0 |
| 0.5 Hz | 1 | 1 |

Table 15 Blink option 2

| BLINK MODE | BIT A |
| :--- | :---: |
| Normal blinking | 0 |
| Alternation blinking | 1 |

The $\overline{\text { SYNC }}$ line is provided to maintain the correct synchronization between all cascaded PCF8576Cs. This synchronization is guaranteed after the power-on reset. The only time that SYNC is likely to be needed is if synchronization is accidentally lost (e.g. by noise in adverse electrical environments; or by the definition of a multiplex mode when PCF8576Cs with differing SA0 levels are cascaded). SYNC is organized as an input/output pin; the output selection being realized as an open-drain driver with an internal pull-up resistor. A PCF8576C asserts the $\overline{\text { SYNC }}$ line at the onset of its last active backplane signal and monitors the SYNC line at all other times. Should synchronization in the cascade be lost, it will be restored by the first PCF8675C to assert $\overline{\text { SYNC. The timing relationship between the backplane }}$ waveforms and the $\overline{\text { SYNC }}$ signal for the various drive modes of the PCF8576C are shown in Fig. 19.

For single plane wiring of packaged PCF8576Cs and chip-on-glass cascading, see Chapter "Application information".

Universal LCD driver for low multiplex rates


Fig. 18 Cascaded PCF8576C configuration.

## Universal LCD driver for low multiplex rates


(c) $1: 3$ multiplex drive mode.

BP3
$\overline{S Y N C}$

(d) $1: 4$ multiplex drive mode.

Excessive capacitive coupling between SCL or CLK and $\overline{\text { SYNC may cause erroneous synchronization. If this proves to be a problem, the capacitance of }}$ the SYNC line should be increased (e.g. by an external capacitor between $\overline{\text { SYNC }}$ and $V_{D D}$ ). Degradation of the positive edge of the $\overline{\text { SYNC pulse may be }}$ countered by an external pull-up resistor
(a) static drive mode.
(b) $1: 2$ multiplex drive mode.
(c) 1:3 multiplex drive mode.
(d) 1:4 multiplex drive mode.

Fig. 19 Synchronization of the cascade for the various PCF8576C drive modes.

## Universal LCD driver for low multiplex rates

## 8 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | supply voltage | -0.5 | +8.0 | V |
| $\mathrm{V}_{\text {LCD }}$ | LCD supply voltage | $\mathrm{V}_{\mathrm{DD}}-8.0$ | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{11}$ | input voltage CLK, $\overline{\text { SYNC, SA0, OSC, A0 to A2 }}$ | $\mathrm{V}_{\text {SS }}-0.5$ | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{V}_{12}$ | input voltage SDA, SCL | $\mathrm{V}_{\text {SS }}-0.5$ | +8.0 | V |
| $\mathrm{V}_{\mathrm{O}}$ | output voltage S0 to S39, BP0 to BP3 | $\mathrm{V}_{\text {LCD }}-0.5$ | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $I_{1}$ | DC input current | -20 | +20 | mA |
| $\mathrm{I}_{0}$ | DC output current | -25 | +25 | mA |
| $\mathrm{I}_{\mathrm{DD}}, \mathrm{I}_{\text {SS }}, \mathrm{I}_{\text {LCD }}$ | $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{LCD}}$ current | -50 | +50 | mA |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | - | 400 | mW |
| $\mathrm{P}_{\mathrm{O}}$ | power dissipation per output | - | 100 | mW |
| $\mathrm{T}_{\text {stg }}$ | storage temperature | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |

## 9 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

Universal LCD driver for low multiplex rates

## 10 DC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2$ to 6 V ; $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{DD}}-2 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}-6 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supplies |  |  |  |  |  |  |
| $V_{\text {DD }}$ | supply voltage |  | 2 | - | 6 | V |
| V LCD | LCD supply voltage | note 1 | $\mathrm{V}_{\mathrm{DD}}-6$ | - | $\mathrm{V}_{\mathrm{DD}}-2$ | V |
| $\mathrm{I}_{\mathrm{DD}}$ | supply current normal mode power-saving mode | note 2 $\begin{aligned} & \mathrm{f}_{\mathrm{Clk}}=200 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{Clk}}=35 \mathrm{kHz} ; \\ & \mathrm{V}_{\mathrm{DD}}=3.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{LCD}}=0 \mathrm{~V} ; \\ & \mathrm{A} 0 \text {, } \mathrm{A} 1 \text { and } \mathrm{A} 2 \text { tied to } \mathrm{V}_{\mathrm{SS}} \end{aligned}$ | $\mid-$ |  | $\begin{aligned} & 120 \\ & 60 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| Logic |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage SDA, SCL, CLK, SYNC, SA0, OSC, A0 to A2 |  | $\mathrm{V}_{\text {SS }}$ | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{H} 1}$ | HIGH-level input voltage CLK, $\overline{\text { SYNC, }}$ SA0, OSC, A0 to A2 |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $V_{D D}$ | V |
| $\mathrm{V}_{\mathrm{IH} 2}$ | HIGH-level input voltage SDA, SCL |  | $0.7 \mathrm{~V}_{\text {DD }}$ | - | 6.0 | V |
| $\mathrm{V}_{\text {OL }}$ | LOW-level output voltage | $\mathrm{l}_{\mathrm{OL}}=0 \mathrm{~mA}$ | - | - | 0.05 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{I}_{\mathrm{OH}}=0 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-0.05$ | - | - | V |
| $\mathrm{l}_{\mathrm{OL} 1}$ | LOW-level output current CLK, $\overline{\text { SYNC }}$ | $\mathrm{V}_{\mathrm{OL}}=1 \mathrm{~V}$; $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 1 | - | - | mA |
| $\mathrm{l}_{\mathrm{OH} 1}$ | HIGH-level output current CLK | $\mathrm{V}_{\mathrm{OH}}=4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | -1 | - | - | mA |
| $\mathrm{l}_{\text {OL2 }}$ | LOW-level output current SDA, SCL | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 3 | - | - | mA |
| $\mathrm{I}_{\text {L1 }}$ | leakage current SA0, A0 to A2, CLK, SDA and SCL | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\text {SS }}$ | -1 | - | +1 | $\mu \mathrm{A}$ |
| l L2 | leakage current OSC | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{pd}}$ | A0, A1, A2 and OSC pull-down current | $\mathrm{V}_{\mathrm{I}}=1 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | 15 | 50 | 150 | $\mu \mathrm{A}$ |
| Rड̧NC | pull-up resistor ( $\overline{\text { SYNC }}$ ) |  | 20 | 50 | 150 | k $\Omega$ |
| $\mathrm{V}_{\text {POR }}$ | power-on reset voltage level | note 3 | - | 1.0 | 1.6 | V |
| tsw | tolerable spike width on bus |  | - | - | 100 | ns |
| $\mathrm{C}_{1}$ | input capacitance | note 4 | - | - | 7 | pF |
| LCD outputs |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{BP}}$ | DC voltage component BP0 to BP3 | $\mathrm{C}_{\mathrm{BP}}=35 \mathrm{nF}$ | -20 | - | +20 | mV |
| $\mathrm{V}_{\mathrm{S}}$ | DC voltage component S0 to S39 | $\mathrm{C}_{\mathrm{S}}=5 \mathrm{nF}$ | -20 | - | +20 | mV |
| $\mathrm{R}_{\mathrm{BP}}$ | output resistance BP0 to BP3 | note 5; $\mathrm{V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{DD}}-5 \mathrm{~V}$ | - | - | 5 | k $\Omega$ |
| $\mathrm{R}_{\mathrm{S}}$ | output resistance S0 to S39 | note 5; $\mathrm{V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{DD}}-5 \mathrm{~V}$ | - | - | 7.5 | k $\Omega$ |

## Notes

1. $V_{L C D} \leq V_{D D}-3 V$ for $1 / 3$ bias.
2. LCD outputs are open-circuit; inputs at $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$; external clock with $50 \%$ duty factor; $\mathrm{I}^{2} \mathrm{C}$-bus inactive.
3. Resets all logic when $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\text {POR }}$.
4. Periodically sampled, not $100 \%$ tested.
5. Outputs measured one at a time.

## Universal LCD driver for low multiplex rates

## 11 AC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2$ to $6 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{DD}}-2 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}-6 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{clk}}$ | oscillator frequency normal mode power-saving mode | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} ; \text { note } 1 \\ & \mathrm{~V}_{\mathrm{DD}}=3.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 125 \\ & 21 \end{aligned}$ | $\begin{aligned} & 200 \\ & 31 \end{aligned}$ | $\begin{aligned} & 315 \\ & 48 \end{aligned}$ | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |
| $\mathrm{t}_{\text {clkH }}$ | CLK HIGH time |  | 1 | - | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{clkL}}$ | CLK LOW time |  | 1 | - | - | $\mu \mathrm{S}$ |
| tpsync | $\overline{\text { SYNC }}$ propagation delay time |  | - | - | 400 | ns |
| tsyNCL | $\overline{\text { SYNC LOW time }}$ |  | 1 | - | - | $\mu \mathrm{s}$ |
| tPLCD | driver delays with test loads | $\mathrm{V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{DD}}-5 \mathrm{~V}$ | - | - | 30 | $\mu \mathrm{s}$ |

Timing characteristics: ${ }^{2} \mathbf{C}$-bus; note 2

| $\mathrm{t}_{\text {BUF }}$ | bus free time |  | 4.7 | - | - | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| thd;STA | START condition hold time |  | 4.0 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU; }}$ STA | set-up time for a repeated START condition |  | 4.7 | - | - | $\mu \mathrm{s}$ |
| tLow | SCL LOW time |  | 4.7 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | SCL HIGH time |  | 4.0 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{r}}$ | SCL and SDA rise time |  | - | - | 1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{f}}$ | SCL and SDA fall time |  | - | - | 0.3 | $\mu \mathrm{s}$ |
| $\mathrm{C}_{\mathrm{B}}$ | capacitive bus line load |  | - | - | 400 | pF |
| tsu;DAT | data set-up time |  | 250 | - | - | ns |
| $\mathrm{t}_{\mathrm{HD} ; \mathrm{DAT}}$ | data hold time |  | 0 | - | - | ns |
| $\mathrm{t}_{\text {Su; }}$ STO | set-up time for STOP condition |  | 4.0 | - | - | $\mu \mathrm{s}$ |

## Notes

1. At $\mathrm{f}_{\mathrm{clk}}<125 \mathrm{kHz}, \mathrm{l}^{2} \mathrm{C}$-bus maximum transmission speed is derated.
2. All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$ with an input voltage swing of $\mathrm{V}_{\mathrm{SS}}$ to $\mathrm{V}_{\mathrm{DD}}$.
[^0]Universal LCD driver for low multiplex rates


Fig. 21 Driver timing waveforms.


Fig. $221^{12} \mathrm{C}$-bus timing waveforms.

## Universal LCD driver for low multiplex rates

### 11.1 Typical supply current characteristics



Fig. 23 - $\mathrm{I}_{\mathrm{SS}}$ as a function of $\mathrm{f}_{\text {frame }}$.

$\mathrm{V}_{\mathrm{LCD}}=0 \mathrm{~V}$; external clock; $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
Fig. $25 I_{S S}$ as a function of $V_{D D}$.



## Universal LCD driver for low multiplex rates

### 11.2 Typical characteristics of LC D outputs


$\mathrm{V}_{\mathrm{LCD}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.
Fig. $27 \mathrm{R}_{\mathrm{O}(\max )}$ as a function of $\mathrm{V}_{\mathrm{DD}}$.

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{LCD}}=0 \mathrm{~V}$.
Fig. $28 \mathrm{R}_{\mathrm{O}(\max )}$ as a function of $\mathrm{T}_{\mathrm{amb}}$.

Fig. 29 Single plane wiring of packaged PCF8576CTs

## Universal LCD driver for low multiplex rates

PCF8576C

### 12.1 Chip-on-glass cascadability in single plane

In chip-on-glass technology, where driver devices are bonded directly onto glass of the LCD, it is important that the devices may be cascaded without the crossing of conductors, but the paths of conductors can be continued on the glass under the chip. All of this is facilitated by the PCF8576C bonding pad layout (Fig.30). Pads needing bus interconnection between all PCF8576Cs of the cascade are $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{LCD}}$, CLK, SCL, SDA and SYNC. These lines may be led to the corresponding pads of the next PCF8576C through the wide opening between V $\mathrm{V}_{\text {LCD }}$ pad and the backplane output pads.

The only bus line that does not require a second opening to lead through to the next PCF8576C is $\mathrm{V}_{\mathrm{LCD}}$, being the cascade centre. The placing of $\mathrm{V}_{\mathrm{LCD}}$ adjacent to $\mathrm{V}_{\mathrm{SS}}$ allows the two supplies to be tied together.
When an external clocking source is to be used, OSC of all devices should be tied to $\mathrm{V}_{\mathrm{DD}}$. The pads OSC, A0, A1, A2 and SA0 have been placed between $V_{S S}$ and $V_{D D}$ to facilitate wiring of oscillator, hardware subaddress and slave address.

## 13 BONDING PAD LOCATIONS



Chip dimensions: approximately $2.92 \times 3.20 \mathrm{~mm}$.
Pad area: $0.0121 \mathrm{~mm}^{2}$.
Bonding pad dimensions: $110 \times 110 \mu \mathrm{~m}$.
Fig. 30 Bonding pad locations.

Universal LCD driver for low multiplex rates

Table 16 Bonding pad locations (dimensions in $\mu \mathrm{m}$ )
All $\mathrm{x} / \mathrm{y}$ coordinates are referenced to the centre of the chip (see Fig.30).

| SYMBOL | PAD | x | y |
| :---: | :---: | :---: | :---: |
| SDA | 1 | -74 | -1380 |
| SCL | 2 | 148 | -1380 |
| $\overline{\text { SYNC }}$ | 3 | 355 | -1380 |
| CLK | 4 | 534 | -1380 |
| VDD | 5 | 742 | -1380 |
| OSC | 6 | 913 | -1380 |
| A0 | 7 | 1087 | -1380 |
| A1 | 8 | 1290 | -1284 |
| A2 | 9 | 1290 | -1116 |
| SA0 | 10 | 1290 | -945 |
| $\mathrm{V}_{\text {SS }}$ | 11 | 1290 | -751 |
| $\mathrm{V}_{\text {LCD }}$ | 12 | 1290 | -485 |
| BP0 | 13 | 1290 | 125 |
| BP2 | 14 | 1290 | 285 |
| BP1 | 15 | 1290 | 458 |
| BP3 | 16 | 1290 | 618 |
| S0 | 17 | 1290 | 791 |
| S1 | 18 | 1290 | 951 |
| S2 | 19 | 1290 | 1124 |
| S3 | 20 | 1290 | 1284 |
| S4 | 21 | 1074 | 1380 |
| S5 | 22 | 914 | 1380 |
| S6 | 23 | 741 | 1380 |
| S7 | 24 | 581 | 1380 |
| S8 | 25 | 408 | 1380 |
| S9 | 26 | 248 | 1380 |
| S10 | 27 | 75 | 1380 |
| S11 | 28 | -85 | 1380 |
| S12 | 29 | -258 | 1380 |
| S13 | 30 | -418 | 1380 |
| S14 | 31 | -591 | 1380 |


| SYMBOL | PAD | $\mathbf{x}$ | $\mathbf{y}$ |
| :--- | :---: | :--- | :---: |
| S15 | 32 | -751 | 1380 |
| S16 | 33 | -924 | 1380 |
| S17 | 34 | -1084 | 1380 |
| S18 | 35 | -1290 | 1243 |
| S19 | 36 | -1290 | 1083 |
| S20 | 37 | -1290 | 910 |
| S21 | 38 | -1290 | 750 |
| S22 | 39 | -1290 | 577 |
| S23 | 40 | -1290 | 417 |
| S24 | 41 | -1290 | 244 |
| S25 | 42 | -1290 | 84 |
| S26 | 43 | -1290 | -89 |
| S27 | 44 | -1290 | -249 |
| S28 | 45 | -1290 | -422 |
| S29 | 46 | -1290 | -582 |
| S30 | 47 | -1290 | -755 |
| S31 | 48 | -1290 | -915 |
| S32 | 49 | -1290 | -1088 |
| S33 | 50 | -1290 | -1248 |
| S34 | 51 | -1083 | -1380 |
| S35 | 52 | -923 | -1380 |
| S36 | 53 | -750 | -1380 |
| S37 | 54 | -590 | -1380 |
| S38 | 55 | -417 | -1380 |
| S39 | 56 | -257 | -1380 |
| Alignment marks |  |  |  |
| C1 | - | -1290 | 1385 |
| C2 | - | -1295 | -1385 |
| F | - | 1305 | -1405 |
|  |  |  |  |

## Universal LCD driver for low multiplex rates

## 14 PACKAGE OUTLINES

VSO56: plastic very small outline package; 56 leads
SOT190-1


DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | $\begin{gathered} \mathbf{A} \\ \max . \end{gathered}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $\mathrm{b}_{\mathrm{p}}$ | c | $\mathrm{D}^{(1)}$ | $E^{(2)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $L_{p}$ | Q | v | w | y | $\mathrm{Z}^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 3.3 | $\begin{aligned} & 0.3 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 2.8 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.42 \\ & 0.30 \end{aligned}$ | $\begin{aligned} & 0.22 \\ & 0.14 \end{aligned}$ | $\begin{aligned} & 21.65 \\ & 21.35 \end{aligned}$ | $\begin{aligned} & 11.1 \\ & 11.0 \end{aligned}$ | 0.75 | $\begin{aligned} & 15.8 \\ & 15.2 \end{aligned}$ | 2.25 | $\begin{aligned} & 1.6 \\ & 1.4 \end{aligned}$ | $\begin{aligned} & 1.45 \\ & 1.30 \end{aligned}$ | 0.2 | 0.1 | 0.1 | $\begin{aligned} & 0.90 \\ & 0.55 \end{aligned}$ | $7^{0}$ |
| inches | 0.13 | $\begin{aligned} & 0.012 \\ & 0.004 \end{aligned}$ | $\begin{aligned} & 0.12 \\ & 0.11 \end{aligned}$ | 0.01 | $\begin{aligned} & 0.017 \\ & 0.012 \end{aligned}$ | $\begin{array}{l\|} \hline 0.0087 \\ 0.0055 \end{array}$ | $\begin{aligned} & 0.85 \\ & 0.84 \end{aligned}$ | $\begin{aligned} & 0.44 \\ & 0.43 \end{aligned}$ | 0.0295 | $\begin{aligned} & 0.62 \\ & 0.60 \end{aligned}$ | 0.089 | $\begin{aligned} & 0.063 \\ & 0.055 \end{aligned}$ | $\begin{aligned} & 0.057 \\ & 0.051 \end{aligned}$ | 0.008 | 0.004 | 0.004 | $\begin{aligned} & 0.035 \\ & 0.022 \end{aligned}$ | $0^{\circ}$ |

Note

1. Plastic or metal protrusions of 0.3 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT190-1 |  |  |  | $\square \bigcirc$ | $\begin{aligned} & -96-04-02 \\ & 97-08-11 \end{aligned}$ |

## Universal LCD driver for low multiplex rates



DIMENSIONS (mm are the original dimensions)

| UNIT | $\mathbf{A}$ <br> max. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(\mathbf{1})}$ | $\mathbf{E}^{\mathbf{( 1 )}}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{D}}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}_{\mathbf{D}}^{(\mathbf{1 )}}$ | $\mathbf{Z}_{\mathbf{E}} \mathbf{( 1 )}^{\prime}$ | $\boldsymbol{\theta}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.60 | 0.20 | 1.45 | 0.25 | 0.27 | 0.18 | 10.1 | 10.1 | 0.5 | 12.15 | 12.15 | 1.0 | 0.75 | 0.2 | 0.12 | 0.1 | 1.45 | 1.45 | $7^{0}$ |
| 0.05 | 1.35 | 0.2 | 0.17 | 0.12 | 9.9 | 9.9 | 0.5 | 11.85 | 11.85 | 1.0 | 0.45 | 0.2 | 0.1 | 1.05 | 1.05 | $0^{0}$ |  |  |  |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN <br> PROJECTION | ISSUE DATE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |  |
| SOT314-2 |  |  |  |  | - |  |

## 15 SOLDERING

### 15.1 Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (order code 9398652 90011).

### 15.2 Reflow soldering

Reflow soldering techniques are suitable for all LQFP and VSO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 50 and 300 seconds depending on heating method. Typical reflow peak temperatures range from 215 to $250^{\circ} \mathrm{C}$.

### 15.3 Wave soldering

### 15.3.1 LQFP

Wave soldering is not recommended for LQFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

| CAUTION |
| :--- |
| Wave soldering is NOT applicable for all LQFP <br> packages with a pitch (e) equal or less than 0.5 mm. |

## If wave soldering cannot be avoided, for LQFP packages with a pitch (e) larger than 0.5 mm , the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The footprint must be at an angle of $45^{\circ}$ to the board direction and must incorporate solder thieves downstream and at the side corners.


### 15.3.2 VSO

Wave soldering techniques can be used for all VSO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.


### 15.3.3 METHOD (LQFP and VSO)

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is $260^{\circ} \mathrm{C}$, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than $150^{\circ} \mathrm{C}$ within 6 seconds. Typical dwell time is 4 seconds at $250^{\circ} \mathrm{C}$.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### 15.4 Repairing soldered joints

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V ) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300^{\circ} \mathrm{C}$. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and $320^{\circ} \mathrm{C}$.

## Universal LCD driver for low multiplex

 rates
## 16 DEFINITIONS

| Data sheet status |  |
| :--- | :--- |
| Objective specification | This data sheet contains target or goal specifications for product development. |
| Preliminary specification | This data sheet contains preliminary data; supplementary data may be published later. |
| Product specification | This data sheet contains final product specifications. |
| Limiting values | Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or <br> more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation <br> of the device at these or at any other conditions above those given in the Characteristics sections of the specification <br> is not implied. Exposure to limiting values for extended periods may affect device reliability. |

## Application information

Where application information is given, it is advisory and does not form part of the specification.

## 17 LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

## 18 PURCHASE OF PHILIPS ${ }^{2}{ }^{2} \mathrm{C}$ COMPONENTS

Purchase of Philips $I^{2} \mathrm{C}$ components conveys a license under the Philips' $\mathrm{I}^{2} \mathrm{C}$ patent to use the components in the $I^{2} \mathrm{C}$ system provided the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ specification defined by Philips. This specification can be ordered using the code 939839340011.

Universal LCD driver for low multiplex rates

Universal LCD driver for low multiplex rates

Universal LCD driver for low multiplex rates

## Philips Semiconductors - a worldwide company

## Argentina: see South America

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 29805 4455, Fax. +61 298054466
Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 160 1010, Fax. +43 1601011210
Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172200 733, Fax. +375 172200773

Belgium: see The Netherlands
Brazil: see South America
Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA,
Tel. +3592689 211, Fax. +3592689102
Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 8002347381
China/Hong Kong: 501 Hong Kong Industrial Technology Centre,
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. +852 2319 7888, Fax. +852 23197700
Colombia: see South America
Czech Republic: see Austria
Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +453288 2636, Fax. +4531570044
Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. +3589615800, Fax. +358961580920
France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 14099 6161, Fax. +33 140996427
Germany: Hammerbrookstraße 69, D-20097 HAMBURG,
Tel. +49 402353 60, Fax. +49 4023536300
Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS,
Tel. +30 14894 339/239, Fax. +30 14814240
Hungary: see Austria
India: Philips INDIA Ltd, Band Box Building, 2nd floor,
254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,
Tel. +91 22493 8541, Fax. +91 224930966
Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, JI. Buncit Raya Kav.99-100, JAKARTA 12510,
Tel. +62 217940040 ext. 2501, Fax. +62 217940080
Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. +353 17640 000, Fax. +353 17640200
Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,
TEL AVIV 61180, Tel. +972 3645 0444, Fax. +972 36491007
Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 26752 2531, Fax. +39 267522557
Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku,
TOKYO 108-8507, Tel. +81 33740 5130, Fax. +81 337405077
Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2709 1412, Fax. +82 27091415
Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3750 5214, Fax. +60 37574880
Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. +9-5 8002347381

Middle East: see Italy
Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 4027 82785, Fax. +31 402788399
New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,
Tel. +64 9849 4160, Fax. +64 98497811
Norway: Box 1, Manglerud 0612, OSLO,
Tel. +47 2274 8000, Fax. +47 22748341
Pakistan: see Singapore
Philippines: Philips Semiconductors Philippines Inc.,
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,
Metro MANILA, Tel. +63 2816 6380, Fax. +63 28173474
Poland: UI. Lukiska 10, PL 04-123 WARSZAWA,
Tel. +48 22612 2831, Fax. +48 226122327
Portugal: see Spain
Romania: see Italy
Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW,
Tel. +7 095755 6918, Fax. +7 0957556919
Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,
Tel. +65 350 2538, Fax. +65 2516500
Slovakia: see Austria
Slovenia: see Italy
South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,
2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000,
Tel. +27 11470 5911, Fax. +27 114705494
South America: Al. Vicente Pinzon, 173, 6th floor,
04547-130 SAO PAULO, SP, Brazil,
Tel. +55 11821 2333, Fax. +55 118212382
Spain: Balmes 22, 08007 BARCELONA,
Tel. +34 93301 6312, Fax. +34 933014107
Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. +46 85985 2000, Fax. +46 859852745
Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. +4114882741 Fax. +4114883263
Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 22134 2865, Fax. +886 221342874
Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,
Tel. +66 2745 4090, Fax. +66 23980793
Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL,
Tel. +90 212279 2770, Fax. +90 2122826707
Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44264 2776, Fax. +380442680461
United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. +44 181730 5000, Fax. +44 1817548421
United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 8002347381
Uruguay: see South America
Vietnam: see Singapore
Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,
Tel. +381 11625 344, Fax.+381 11635777

For all other countries apply to: Philips Semiconductors,

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.



[^0]:    $\overline{\operatorname{SYNC}} \underbrace{6.8 \Omega}_{(2 \%)} \mathrm{V}_{\mathrm{DD}}$
    
    

    BP0 to BP3, and 1 nF S0 to S39 - H1 $V_{D D}$

    Fig. 20 Test loads.

